JPH022171B2 - - Google Patents
Info
- Publication number
- JPH022171B2 JPH022171B2 JP56208242A JP20824281A JPH022171B2 JP H022171 B2 JPH022171 B2 JP H022171B2 JP 56208242 A JP56208242 A JP 56208242A JP 20824281 A JP20824281 A JP 20824281A JP H022171 B2 JPH022171 B2 JP H022171B2
- Authority
- JP
- Japan
- Prior art keywords
- operand
- decimal
- signal
- memory
- digit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/219,809 US4426680A (en) | 1980-12-24 | 1980-12-24 | Data processor using read only memories for optimizing main memory access and identifying the starting position of an operand |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57172439A JPS57172439A (en) | 1982-10-23 |
JPH022171B2 true JPH022171B2 (en]) | 1990-01-17 |
Family
ID=22820874
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56208242A Granted JPS57172439A (en) | 1980-12-24 | 1981-12-24 | Data processor using read only memory for optimizing access of main-memory and identifying starting position of operand |
Country Status (4)
Country | Link |
---|---|
US (1) | US4426680A (en]) |
JP (1) | JPS57172439A (en]) |
AU (1) | AU550176B2 (en]) |
CA (1) | CA1170774A (en]) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4604695A (en) * | 1983-09-30 | 1986-08-05 | Honeywell Information Systems Inc. | Nibble and word addressable memory arrangement |
US4638450A (en) * | 1983-09-30 | 1987-01-20 | Honeywell Information Systems Inc. | Equal nine apparatus for supporting absolute value subtracts on decimal operands of unequal length |
US4608659A (en) * | 1983-09-30 | 1986-08-26 | Honeywell Information Systems Inc. | Arithmetic logic unit with outputs indicating invalid computation results caused by invalid operands |
US4615016A (en) * | 1983-09-30 | 1986-09-30 | Honeywell Information Systems Inc. | Apparatus for performing simplified decimal multiplication by stripping leading zeroes |
US4604722A (en) * | 1983-09-30 | 1986-08-05 | Honeywell Information Systems Inc. | Decimal arithmetic logic unit for doubling or complementing decimal operand |
US4672360A (en) * | 1983-09-30 | 1987-06-09 | Honeywell Information Systems Inc. | Apparatus and method for converting a number in binary format to a decimal format |
US4942547A (en) * | 1985-04-11 | 1990-07-17 | Honeywell Bull, Inc. | Multiprocessors on a single semiconductor chip |
IT1184013B (it) * | 1985-12-13 | 1987-10-22 | Elsag | Memoria ad elevata capacita accessibile a diverse agenti |
JP2559382B2 (ja) * | 1986-11-05 | 1996-12-04 | 株式会社日立製作所 | 情報処理装置 |
US5179671A (en) * | 1989-03-31 | 1993-01-12 | Bull Hn Information Systems Inc. | Apparatus for generating first and second selection signals for aligning words of an operand and bytes within these words respectively |
US6185633B1 (en) * | 1997-03-20 | 2001-02-06 | National Semiconductor Corp. | DMA configurable receive channel with memory width N and with steering logic compressing N multiplexors |
US6301670B1 (en) | 1998-10-06 | 2001-10-09 | Ricoh Corporation | Method and apparatus for erasing data when a problem is identified |
US6304948B1 (en) * | 1998-10-06 | 2001-10-16 | Ricoh Corporation | Method and apparatus for erasing data after expiration |
US7325052B1 (en) | 1998-10-06 | 2008-01-29 | Ricoh Company, Ltd. | Method and system to erase data after expiration or other condition |
US20060156381A1 (en) | 2005-01-12 | 2006-07-13 | Tetsuro Motoyama | Approach for deleting electronic documents on network devices using document retention policies |
US8272028B2 (en) * | 2008-10-15 | 2012-09-18 | Ricoh Company, Ltd. | Approach for managing access to electronic documents on network devices using document retention policies and document security policies |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3787673A (en) | 1972-04-28 | 1974-01-22 | Texas Instruments Inc | Pipelined high speed arithmetic unit |
US4021655A (en) * | 1976-03-30 | 1977-05-03 | International Business Machines Corporation | Oversized data detection hardware for data processors which store data at variable length destinations |
US4276596A (en) | 1979-01-02 | 1981-06-30 | Honeywell Information Systems Inc. | Short operand alignment and merge operation |
US4125867A (en) | 1976-10-27 | 1978-11-14 | Texas Instruments Incorporated | Electronic calculator or microprocessor having a hexadecimal/binary coded decimal arithmetic unit |
JPS5441039A (en) * | 1977-09-08 | 1979-03-31 | Nec Corp | Processing unit of high level language program |
US4203157A (en) | 1978-09-05 | 1980-05-13 | Motorola, Inc. | Carry anticipator circuit and method |
US4246644A (en) * | 1979-01-02 | 1981-01-20 | Honeywell Information Systems Inc. | Vector branch indicators to control firmware |
-
1980
- 1980-12-24 US US06/219,809 patent/US4426680A/en not_active Expired - Lifetime
-
1981
- 1981-12-09 CA CA000391885A patent/CA1170774A/en not_active Expired
- 1981-12-24 AU AU78872/81A patent/AU550176B2/en not_active Ceased
- 1981-12-24 JP JP56208242A patent/JPS57172439A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
US4426680A (en) | 1984-01-17 |
AU7887281A (en) | 1982-07-01 |
JPS57172439A (en) | 1982-10-23 |
CA1170774A (en) | 1984-07-10 |
AU550176B2 (en) | 1986-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4604695A (en) | Nibble and word addressable memory arrangement | |
JPH022171B2 (en]) | ||
US4390961A (en) | Data processor performing a decimal multiply operation using a read only memory | |
US4384340A (en) | Data processor having apparatus for controlling the selection of decimal digits of an operand when executing decimal arithmetic instructions | |
JP2557190B2 (ja) | 引き数簡約の最適化システム | |
JPH0113130B2 (en]) | ||
GB1108800A (en) | Improvements in or relating to electronic data processing machines | |
US4466077A (en) | Method and apparatus for division employing associative memory | |
JPH0123806B2 (en]) | ||
US4251864A (en) | Apparatus and method in a data processing system for manipulation of signal groups having boundaries not coinciding with boundaries of signal group storage space | |
EP0056525B1 (en) | Division system | |
US4638450A (en) | Equal nine apparatus for supporting absolute value subtracts on decimal operands of unequal length | |
US5251321A (en) | Binary to binary coded decimal and binary coded decimal to binary conversion in a VLSI central processing unit | |
US4130879A (en) | Apparatus for performing floating point arithmetic operations using submultiple storage | |
US4423483A (en) | Data processor using a read only memory for selecting a part of a register into which data is written | |
US4942547A (en) | Multiprocessors on a single semiconductor chip | |
US4672360A (en) | Apparatus and method for converting a number in binary format to a decimal format | |
US4240144A (en) | Long operand alignment and merge operation | |
US4615016A (en) | Apparatus for performing simplified decimal multiplication by stripping leading zeroes | |
US4604722A (en) | Decimal arithmetic logic unit for doubling or complementing decimal operand | |
US4608659A (en) | Arithmetic logic unit with outputs indicating invalid computation results caused by invalid operands | |
EP0055128B1 (en) | Data processing system | |
CA1257706A (en) | Multiprocessors on a single semiconductor chip | |
JP3638218B2 (ja) | シフト機能付きalu命令を持つマイクロプロセッサ | |
Andrews et al. | Evaluation of functions on microcomputers: square root |